搜索资源列表
dff_UDP
- verilog实现,UDP描述带有异步复位的正边沿触发D触发器,test测试通过-verilog achieve, UDP asynchronous reset with a descr iption of the fringe is triggered D flip-flop, test test pass
fifo_datapath
- verilog实现,串转并通过fifo再并转串,可以满足输入速率自由输出的一半时,输出仍可持续发送-verilog achieved, and through serial switch and switch again fifo Series, Rate free importation to meet half of the output, the output is still sustainable Send
I2C_verilog
- I2C总线verilog实现源码,可以完整实现I2C bus的基本功能-I2C Bus verilog achieving source, I2C bus integrity of the basic functions
I2C_Controller
- TW9910初始化程序。verilog。-TW9910 initialization procedures. Verilog.
led_decode
- 用veilog HDL编的七段译码显示电路。自己做的第一个此类程序,编译仿真通过,感觉不错-veilog HDL series with paragraph 107 of the decoder show circuit. I have done the first such procedure, compile through simulation, feeling good
count_usebasketball
- 一个小程序,用Veilog HDL编写的,可以用于篮球比赛的倒计时牌,已在max-plusII上仿真通过。-a small program, prepared by the Veilog HDL, can be used for the basketball game countdown. have max-plusII on through simulation.
risc_spm
- advanced digital design with the verilog hdl-advanced digital design with the verilog h dl
add_16_pipe
- 16位加法器的流水线计算,verilog代码,用于FPGA平台。-16 pipelined adder, verilog code for the FPGA platform.
Viterbi_v
- Viterbi算法的Verilog源代码。-Viterbi Algorithm Verilog source code.
SPI_Core.ZIP
- SPI协议的VHDL/Verilog语言实现。-SPI agreement VHDL / Verilog language.
i2c_7111_7128
- vhdl,用i2c控制philips的7111和7128-vhdl, and the i2c control philips 7111 and 7128
verilog_latch
- verilog实现锁存器,共有四个文件,包含测试文件-verilog achieve latches, a total of four documents, including test paper
verilogfifo
- verilog HDL实现先进先出栈,不含测试文件-verilog HDL achieve first-in first-out stack, non-test document
verilog_multiplier
- verilog实现16*16位乘法器,带测试文件-verilog achieve 16 * 16 multiplier, with test documents
fir_finall
- 用verilog编写的fir滤波器程序,开发环境可以用ise quartus或active hdl等-verilog prepared with the fir filter process development environment can be used ise quartus or other active hdl
verilog-som
- 拿verilog编写的som(自适应神经网络算法),用于障碍物检测,基于FPGA可综合实验,已经在altera的cylcone上实现-Canal verilog prepared som (adaptive neural network algorithm) for obstacle detection. Based on FPGA synthesis experiments, in altera achieve the cylcone
dds-design
- * DEscr iptION: DDS design BY PLD DEVICES. * * AUTHOR: Sun Yu * * HISTORY: 12/06/2002 *-* DEscr iptION : DDS BY PLD design Online. * * AUTHOR : Sun Yu * * HISTORY : 12/06/2002 *
DSPuva16
- * DEscr iptION: DDS design BY PLD DEVICES. * * AUTHOR: Sun Yu * * HISTORY: 12/06/2002 *-* DEscr iptION : DDS BY PLD design Online. * * AUTHOR : Sun Yu * * HISTORY : 12/06/2002 *
8bit-cpu-of-mul-and-div
- 包含跳转,乘法,除法8位CPU以及一些基本的逻辑运算功能-includes Jump, multiplication, division eight CPU and some of the basic logic operations
quartusII_clock
- vhdl语言开发,开发环境为QuartusII6.0和NIOS 6.0开发,是一个模拟交通灯的程序,其中用的芯片是stratix系列-vhdl language development, QuartusII6.0 development environment for the development and NIOS 6.0, is a simulated traffic signals procedures, which the chip is stratix Series