搜索资源列表
sericommu
- 串口通信程序.在波特率为9600的串口通信程序-serial communication program. The baud rate for the 9600 serial communication program
digitalinterfaceuart
- 文件说明了在fpga/cpld中怎样实现数据接口及其实例了urat-note of the document they simply / cpld How Data Interface and the examples of urat
wavegenerator_testbench
- 此文件采用了verilog语言在cpld中怎样实现波形发生器,及其验证程序-this document using the Verilog language in the cpld How to achieve waveform generator, and the verification process
ARM9_instruction_cache_verilogCodes
- Arm9指令Cache缓存模块的verilog代码,对一些做ARM硬件开发的朋友有参考价值。-Arm9 Instruction Cache Cache Module Verilog code, do some of the hardware development of the ARM friends reference value.
song123
- 梁祝音乐设计 hdl语言实现 很常用-love music HDL design language is used
ethern
- 此代码是用Verilog实现的以太网接口,在此基础上做修改,可以作为一般的以太网接口程序开发.-this Verilog code is used to achieve the Ethernet interface, in this done on the basis of changes as a general Ethernet interface development.
VgaChinese
- 在显示器上显示汉字,在FPGA上实现,使用Verilog HDL 设计,完全可是直接使用-on display in Chinese characters, achieving the FPGA, using Verilog HDL design, However, the use of direct completely
seg_led_rtl
- 使用FPGA控制数码管,在数码管上动态的显示数字,很使用,可以直接作为其他模块的子模块,直接调用-FPGA use of digital control in the digital tube dynamic display figures that use, direct module as other sub-module, called directly
pro001_buzzer
- 使用FPGA控制蜂鸣器的程序,用Verilog HDL设计,可以是蜂鸣器发出各种不同的声音-FPGA use buzzer control procedures, using Verilog HDL design, it is the buzzer sounded different voices
dds_quicklogic
- 高手写的VHDL源码,实现DDS跳频器功能 请大家多提意见-experts write VHDL source code, the frequency-hopping DDS functionality Please speak up
videodigitalsignalscontroller
- 用fpga技术实现基本的视频信号处理:主题程序;视频图象数据采集程序;sram的读写控制;测试程序-they simply use the basic technology of video signal processing : theme; Video data acquisition procedures; SRAM literacy control; test procedures
colorchange
- 用verilog hdl实现色彩空间转换,rgb到ycbcr-with Verilog HDL achieve color space conversion, rgb to RS
usb_ctr
- usb的verilog 代码。对理解usb的原理有很大帮助,并可以在nc环境下仿真。-usb the Verilog code. Usb to understand the principle is very helpful, and to be nc simulation environment.
USB2_chip
- USB2.0 chip的一部分verilog源码。opencore上下的,还比较好用:)-USB2.0 chip part of Verilog source. Opencore ish, but also better quality :)
Usb_RTL(VHDL_Verilog)
- USBRTL电路的VHDL和Verilog代码-USBRTL Circuit VHDL and Verilog code
RS232-for-vdhl
- RS232通讯VHDL源代码,MAXPLUS 2环境执行通过-RS232 communications VHDL source code, Segments 2 environment through implementation
generic_fifo
- 这是从opencores下的fifo代码,包括了异步和同步的,还有写的testbench,希望对大家有用.-This is opencores fifo under the code, including asynchronous and synchronous. There testbench written in the hope that useful for all.
statem
- 元件例化与层次设计,verilog 实例说明-components cases with the level of design, Verilog example
1091516677
- PCI总线仲裁参考设计Verilog代码-PCI bus arbitration reference design Verilog code
148个verilog hdl小程序(有很多testbench)——
- 148个verilog hdl小程序(有很多testbench)——.-148 Verilog HDL small programs (many testbench) from Part