CDN加速镜像 | 设为首页 | 加入收藏夹
当前位置: 首页 源码下载 嵌入式/单片机编程 VHDL编程

资源列表

« 1 2 ... .02 .03 .04 .05 .06 3107.08 .09 .10 .11 .12 ... 4323 »
  1. Amber_ARM-compatible_core_latest.tar

    0下载:
  2. The Amber processor core is an ARM-compatible 32-bit RISC processor. The Amber core is fully compatible with the ARM ® v2a instruction set architecture (ISA) and is therefore supported by the GNU toolset. This older version of the ARM instr
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-11-14
    • 文件大小:3.44mb
    • 提供者:ke
  1. t400u_latest.tar

    0下载:
  2. The T400u controller is an implementation of National s 4-bit COP400 microcontroller family architecture. It is intended to be used as a replacement for the original chip in SOCs recreating legacy systems. Its final target is to provide design va
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-12-05
    • 文件大小:502.18kb
    • 提供者:ke
  1. t48u_latest.tar

    0下载:
  2. The T48 μController core is an implementation of the MCS-48 microcontroller family ar-chitecture. While being a controller core for SoC, it also aims for code-compatability and cycle-accuracy so that it can be used as a drop-in replacement for any
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-12-08
    • 文件大小:4.01mb
    • 提供者:ke
  1. jiance1

    0下载:
  2. 3异或条件输出 周期的伪随机数生成器伪随机数 -The XOR output cycle pseudo-random number generator
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-11-06
    • 文件大小:611byte
    • 提供者:陈治斌
  1. final_PLL_130T_240Mhz

    0下载:
  2. Verilog 调试LMX2541,上板测试正常!单频输出,SPI方式控制。-Verilog debugging the LMX2541, on board test normal! Single-frequency output SPI control.
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-11-26
    • 文件大小:2.14mb
    • 提供者:lianggui
  1. dianliang_led

    0下载:
  2. 主要是基于FPGA的实验,对led灯进行点亮,有一定的参考价值。-FPGA-based experiment, led lights lit, there is a certain reference value.
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-12-01
    • 文件大小:2.17mb
    • 提供者:宋晨
  1. fmq

    0下载:
  2. 主要是基于DE2开发板,使蜂鸣器发出警报声,和一些相关资料,具有一定的学习价值。-Mainly based DE2 development board, the buzzer sounds an alarm, and some information, some learning value.
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-11-22
    • 文件大小:435.18kb
    • 提供者:宋晨
  1. shu_ma_guan_xian_shi

    0下载:
  2. 基于FPGA的开发小实验,主要是数码管的静态显示相关资料和源代码,具有一定的参考价值。-FPGA-based development of small experiments, static digital tube display relevant information and source code, has a certain reference value.
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-11-30
    • 文件大小:439.3kb
    • 提供者:宋晨
  1. dianziqin

    0下载:
  2. 主要是基于FPGA的小实验,关于电子琴的设计和相关资料还有代码,具有一定的参考价值-FPGA-based experiment has certain reference value, keyboard design and data as well as code
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-11-08
    • 文件大小:461.44kb
    • 提供者:宋晨
  1. LED_shanshuo

    0下载:
  2. 基于FPGA的小实验,是一个LED的闪烁,文件中有学习的资料和相关源代码,具有一定的参考价值。-FPGA-based experiments, an LED flash, learning information and source code files, has a certain reference value.
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-11-16
    • 文件大小:441.71kb
    • 提供者:宋晨
  1. 1602

    0下载:
  2. 用fpga实现1602计数器显示,因为我还没来得及做校准时间,所以只能称之为时钟计数器,不能成为电子钟。 网上很少用人公开这一类代码,一搜FPGA 1602,都是写一个静态的显示,在实际应用中,是没有用的,因此这个简单的例子,给大家抛砖引玉了! -Because I have not had time to do the calibration time, it can only be called a clock counter, can not become the elec
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-11-08
    • 文件大小:2.29mb
    • 提供者:DJH
  1. lfsr

    0下载:
  2. In computing, a linear feedback shift register (LFSR) is a shift register whose input bit is a linear function of its previous state.
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-11-08
    • 文件大小:2.49kb
    • 提供者:anup
« 1 2 ... .02 .03 .04 .05 .06 3107.08 .09 .10 .11 .12 ... 4323 »
搜珍网 www.dssz.com