资源列表
AX301_Real_time_clock_test
- AX301 FPGA开发板，实时时钟实验程序代码-AX301 FPGA development board,Real time clock test code
sdram_learn_8bit
- fpga 学习资料，老师给的，讲如何实用ram,比较实用-learning information for beginning learners
a_vhd_16550_uart
- Using the UART core is the similar to using the standard 16550 UART, expect that the FIFO’s are always enabled, and there is no sticky parity.
fpu_double
- The Verilog version of the code is in folder “fpu_double”, and the VHDL version is in folder “double_fpu”. There is a readme file in each folder, and a testbench file to simulate each core. These cores are designed to meet the IEEE 754 standard f
Divide
- This a divider verilog code
ALU
- This MIPS ALU verilog code-This is MIPS ALU verilog code
Mux4
- This Mux4 verilog code.-This is Mux4 verilog code.
Control
- Datapath Controller verilog code
MemControl
- Memory Controller verilog code.
hbfir
- 31阶半带滤波器，源代码，调用ram实现了多路复用，目前测试了八路-31order,halfband fir ,multi-channel
iir
- 八阶巴特沃兹iir数字滤波器，四个二阶节，verilog代码实现，多路分时复用-batterworth，iir，8order，four second order section
DA_filter_in_xilinx
- Xilinx distributed arithmetic FIR filter basics.