资源列表
shiyan2
- 串口发送，通过拨码开关表示传输的数据，并在数码管显示发送数据-Serial port to send data transmitted via DIP switch, and send data in digital display
motor
- 状态机电路，驱动步进马达的四相控制线圈A、B、C、D。马达向前 的四相控制线圈通电过程为：A-AB-B-BC-C-CD-D-DA-A…,后退的过程为A-DA-D-DC -C-BC-B-AB-A…,输入时钟信号CLK和DIR方向控制端控制马达的前进和后退。 -The state machine circuit, the driving of the stepping motor, the four-phase control coils A, B, and C, and D. The mo
cummings_final
- 著名verilog培训专家communing写的一个非常好电路逻辑设计的一些规范-Famous verilog training expert communing write a very good circuit logic design specification
DS18B20
- 本源码用verilog实现对DS18b20温度传感器的时序控制，使DS18b20能正常工作，获得温度数据-The source verilog of DS18b20 temperature sensor timing control, so DS18b20 can work to obtain temperature data
camero_driver
- 驱动并初始化OV7670摄像头，并在FPGA上做初步的数据处理和存储，用Diamond2.0软件进行仿真和调试的配置-Driver and initialize OV7670 camera on FPGA preliminary data processing and storage, Diamond2.0 software simulation and debugging configuration
Debussy-learning
- Debussy仿真软件使用方法及配套的实例代码。很详细的介绍了Debussy软件的使用方法，结合Modelsim来使用-Debussy simulation software use and supporting examples of code. Very detailed descr iption of the use of Debussy software, combined with Modelsim to use
RS232C_Verilog.rar
- rs232c 的verilog hdl 源码，验证可用，利于大的系统集成。,The codes of verilog hdl for RS232C, its useful characteristic can be integrated in a big system.
ISE_lab17
- FPGA experimental program xilinx company s previous software -FPGA experimental program xilinx company s previous software
counter
- 将50MHz时钟信号分频为1Hz,对1Hz方波信号进行计数，并利用4连体数码管进行动态显示-50MHz clock signal at a frequency of 1Hz, to count the 1 Hz square wave signal, and using 4 Siamese digital tube dynamic display
MUSIC_1
- 一首一定要爱你的歌在FPGA中演奏，非常的好玩-Must love you a song played in the FPGA, very fun
qsys_design
- altera Qsys使用说明，陪了一个简单的例子，供参考-the altera Qsys Instructions accompany a simple example, for reference
DMA
- DMA controller VHDL code entity dma is generic ( ADDR_WIDTH : integer := 16 -- default value DATA_WIDTH : integer := 16 -- default value ) port ( RESET_L : in std_logic CLK : in std_logic DRQ_L : in std_logic DMAA