资源列表
32mem-rw
- c++编写的32位存储器读写程序,完成向6116填入数据并显示的功能-c prepared by the 32 memory reading and writing procedures to be completed 6116 and complete the data showed that the function
exp13_7
- 竞赛抢答器:控制8255,C口作为输入,从A口输出与之对应的LED段码-race Responder : Control 8255, C mouth as input, output from the A-corresponding to the code of LED
254646
- 数码管动态扫描 vhdl-of dynamic digital scanning vhdl
DDS_generator
- DDS锯齿波发生器: 开发平台:maxplus+FPGA 功能: 输出X路扫屏锯齿波。频率可用键盘精确控制,设置多个挡位;可水平移动波形;-DDS sawtooth generator : Development Platform : maxplus + FPGA functions : So output X Lu Ping Sawtooth. Keyboard can be used precision frequency control, multiple gear; Mobile
vga.niosII.compent.v
- 在cyloneIIFPGA平台下设计完成测试通过的VGA控制器代码。显存留在系统的SDRAM中,用FIFO作为缓冲。-in cyloneIIFPGA platform design is completed tests through the VGA controller code. RAM in the system SDRAM, and use as a FIFO buffer.
VGA_control_verilogHDL
- 基于FPGA的VGA控制器设计。对外支持普通VGA接口,以600×480的分辨率和60Hz扫描率为例。对内支持NIOSII软核接口。
FIR_filter_DA_machine
- 用verilog 代码编写的179阶FIR数字滤波器,采用分布式算法实现-verilog code used to prepare the 179 band FIR digital filters, using Distributed Algorithms
20051122141440
- haha hahahahha hao aho -haha hahahahha hao haoahoaho
20074249422318919
- good very good-good good very good
smxsqddl
- 本实验只为了解教学系统中8位八段数码管显示模块的工作原理,设计标准扫描驱动电路模块.-this experiment only to understand the teaching system eight eight LED Display Module principle, design standards scanning drive circuit module.
mnxhjc
- 本实验用DA转换+比较器的方法对外界模拟信号进行检测,同时这种联合装置加上CPLD可以代替低频AD转换器的功能。-this experiment + DA conversion method of comparison to the outside world analog signal detection, while such joint CPLD devices can be replaced with low-frequency AD converter functions.
szzsj
- 本文设计的数字钟具有以下特点: 1、具有时、分、秒计数显示功能,以二十四小时循环计时。 2、具有清零,调节小时,分钟的功能。 3、具有整点报时同时LED灯花样显示的功能。 -This paper describes the design of digital clock with the following characteristics : 1, with time, minutes and seconds count display function, to the 24-h