- multlpThreadShareMem 多线程共享内存技术
- JavaWeb-typical-module- JavaWeb典型模块与项目实战大全pdf 常建功编写的 好不容易才找到 分享下
- saolei 用Java写的扫雷小游戏
- Lecture9_LinearREgression matlab中用梯度下降法进行线性回归
- sqlite-netFx35-binary some dll library of sqlite for wince.
- xfxn 1*使用前请务必修改 inc/conn.asp 里的相关配置! 2*管理员账号和密码均在 inc/conn.asp 里面修改! 3*管理员登陆地址 : admin/login.asp 用户名:admin 密码:admin
资源列表
iir
- 八阶巴特沃兹iir数字滤波器，四个二阶节，verilog代码实现，多路分时复用-batterworth，iir，8order，four second order section
hbfir
- 31阶半带滤波器，源代码，调用ram实现了多路复用，目前测试了八路-31order,halfband fir ,multi-channel
FPGA-Source-Code_VHDL
- cypress fx2lp slave fifo fpga控制端源码-source code of FX2LP_SLAVE_FIFO CONTROLLER S
MemControl
- Memory Controller verilog code.
Control
- Datapath Controller verilog code
Mux4
- This Mux4 verilog code.-This is Mux4 verilog code.
ALU
- This MIPS ALU verilog code-This is MIPS ALU verilog code
Divide
- This a divider verilog code
fpu_double
- The Verilog version of the code is in folder “fpu_double”, and the VHDL version is in folder “double_fpu”. There is a readme file in each folder, and a testbench file to simulate each core. These cores are designed to meet the IEEE 754 standard f
a_vhd_16550_uart
- Using the UART core is the similar to using the standard 16550 UART, expect that the FIFO’s are always enabled, and there is no sticky parity.
sdram_learn_8bit
- fpga 学习资料，老师给的，讲如何实用ram,比较实用-learning information for beginning learners
AX301_Real_time_clock_test
- AX301 FPGA开发板，实时时钟实验程序代码-AX301 FPGA development board,Real time clock test code