搜索资源列表
boothmultiplier
- booth算法描述, 8乘8位带符号校验扩展位乘法器-booth algorithm descr iption, 8 x 8 bit multiplier with symbol check extension
multiplexer
- 几种常用乘法器的Verilog、VHDL代码-Several common multiplier Verilog, VHDL code
61EDA_D721
- 8*8乘法器设计,和大家共享,互相学习,共同进步-8* 8 multiplier design, and for all to share and learn from each other and progress together
32-bit_multiplier_model
- 此程序为32-bit乘法器,另附有VHDL测试程序-This procedure for 32-bit multiplier, followed VHDL test procedures
multi16
- verilog 写的两种方式的乘法器 不错!-Verilog write the multiplier in two ways good!
Pentium
- 这两个分别是8位乘法器的VHDL语言的实现,并经过个人用QUARTUS的验证,另外一个是奔腾处理器的设计思想-The two were 8 multiplier realization of VHDL language and personal use Quartus After verification, another is a Pentium processor design idea
chengfaqi4
- 用VHDL实现四位乘法器,不直接用乘法实现,一来节省资源,二来可提高速度!-Use VHDL to achieve four multiplier, not the realization of the direct use of multiplication, one to save resources, and secondly to improve the speed!
GFmultiply
- Verilog hdl语言 伽罗华域GF(q)乘法器设计,可使用modelsim进行仿真-Language Verilog hdl Galois field GF (q) multiplier design, can use the ModelSim simulation
hierarch_unit.tar
- 该代码是布斯乘法器代码,用于了解布斯算法,本人也是初学者。-err
serial_multiplex
- 绝对好东西,一个VHDL写的任意宽度通用串行乘法器,以最少的资源实现乘法器功能。-Definitely a good thing, a VHDL to write arbitrary width universal serial multiplier, the least amount of resources to achieve multiplier function.
multi
- 基于CPLD/FPGA的十六位乘法器的VHDL实现-Based on CPLD/FPGA multiplier of 16 to achieve the VHDL
Mul
- VHDL乘法器 四输入 四输出的代码设计-VHDL multiplier four input four-output code design
Mult
- 用impulse c编写的18x18位的乘法器。-Impulse c prepared with 18x18-bit multiplier.
Multi11Mulply
- 本程序是11位带符号位的乘法器,其中最高位为符号位(sign),中间7位是指数部分(Exponent),最后3位是尾数(Matissa)。表示数据的范围是-2^-63-----+2^64.该工程文件有完整的程序,以及波形,验证正确。-This procedure is the unsigned 11-bit multiplier, one of the highest for the sign bit (sign), are between 7 part Index (Exponent), th
Mars_EP1C6F_Fundermental_demo(Verilog)
- FPGA开发板配套Verilog HDL代码。芯片为Mars EP1C6F。是基础实验的源码。包括加法器、减法器、乘法器、多路选择器等。-FPGA development board supporting Verilog HDL code. Chips for the Mars EP1C6F. Are the basic source experiment. Including the adder, subtraction, and multiplier, such as MUX.
multi8x8
- VHDL实现的8位乘法器,所有仿真全部通过-VHDL to achieve 8-bit multiplier
Multiplier
- 用VHDL语言描述的几个乘法器实例,如串行阵列乘法器等-VHDL language used to describe a few examples of multipliers, such as array multipliers, such as serial
mul
- 加法器树乘法器结合了移位相加乘法器和查找表乘法器的优点。它使用的加法器数目等于操作数位数减 1 ,加法器精度为操作数位数的2倍,需要的与门数等于操作数的平方。 因此 8 位乘法器需要7个15位加法器和64个与门-Adder tree multiplier multiplier combination of shift and add multiplier advantage of look-up table. It uses the adder operand is equivalent to
multiplier
- 乘法器在FPGA中的VHDL代码实现教程-Multipliers in the FPGA code in VHDL Tutorial
mul24x24
- 24位x24位的乘法器 十分详细24位x24位的乘法器24位 x24位的乘法器24位 x24位的乘法器24位 x24位的乘法器24位x24位的乘法器-24-bit x24-bit multiplier very detailed 24-bit x24-bit 24-bit x24-bit multiplier of the multiplier 24-bit x24-bit 24-bit x24-bit multiplier of the multiplier 24-bit x24-bit