资源列表
my_xnor
- 同或门，Verilog实现，配有实验说明文档。-With or door, Verilog implementation, with experimental documentation.
my_xor
- 异或门，Verilog实现，包含实验说明文档。-XOR gate, Verilog implementation, including test documentation.
shift_reg
- 移位寄存器，Verilog实现，有实验说明文档。-Shift register, Verilog implementation, there is experimental documentation.
trafficlamp
- 基于FPGA的交通灯设计，有红绿黄三色，与实际完全相符，采用三进程设计！-FPGA-based design of traffic lights, with red, green and yellow three-color, fully consistent with the actual, using the three process design!
HDB3
- 采用FPGA产生数字基带系统传输码型HDB3码，采用《通信原理》例子设计。-Generated by FPGA digital baseband transmission code HDB3 code system, a " communication theory" example design.
Quartus2(FPGACPLD)
- 在Quartus2上的FPGACPLD设计，PDF文档-The FPGACPLD design in Quartus2 , PDF documents
1
- 实现按键中断，在NIOS II IDE平台上实现按键中断，按键驱动程序在Quartus ii里面用VHDL编写。-interrupt
lcddispay
- 这个文件是ISE文件，里面描述了一个四位数码管的动态显示程序-This file is the ISE file, which describes a four digital control of dynamic display program
verilog_74_1
- 74hc74,74hc85,74hc138,74HC151,verilog实现，带有实验说明文档。-74hc74, 74hc85, 74hc138, 74HC151, verilog implementation, with experimental documentation.
Qurters
- 这是专门介绍数字逻辑实验的资料，包含了原理以及qurtersII的使用方法-It is devoted to digital logic experiment data, including the principle and to use qurtersII
zuyuan
- 这是一个实现有限状态机的verilog编程的程序-This is a realization of finite state machine programming procedures verilog
11
- 时钟功能显示 包括闰年 每个月不同的天数-Clock function display includes a different number of days each month, leap year