- ScrollTextArea 带有滚动条的文本域
- Test 在c#.net平台上利用设计模式中的简单工厂模式实现精彩的计算器程序)
- student-number 运用80c51系列单片机和数码管实现动态显示学号
- BLDC_JAVA brushless dc motor in java language by simple run in windows inviroment
- MCH.WinImgOperator 鱼眼图像的各种校正方法 经纬度校正
- safe_strncpy Like strncpy but make sure the resulting string is always 0 terminated for Linux.
资源列表
GCD-CALCULATOR
- GCD CALCULATOR (ESD book figure 2.11) Weijun Zhang, 04/2001 we can put all the components in one document(gcd2.vhd) or put them in separate files this is the example of RT level modeling (FSM + DataPath) the code is synthesize
Controller(FSM)
- Simple Bridge (ESD book figure 2.14) by Weijun Zhang, 04/2001 RT level design using Controller(FSM) + DataPath- Simple Bridge (ESD book figure 2.14) by Weijun Zhang, 04/2001 RT level design using Controller(FSM) + DataPath
DSP
- FIR Digital Filter Design (DSP example) tested by Weijun Zhang, 04/2001 VHDL Data-Flow modeling KEYWORD: generate, array, range, constant and subtype- FIR Digital Filter Design (DSP example) tested by Weijun Zhang, 04/2001
memory
- Simple Microprocessor Design memory 256*16 8 bit address 16 bit data memory.vhd- Simple Microprocessor Design memory 256*16 8 bit address 16 bit data memory.vhd
controller
- Simple Microprocessor Design (ESD Book Chapter 3) Copyright 2001 Weijun Zhang Controller (control logic plus state register) VHDL FSM modeling- Simple Microprocessor Design (ESD Book Chapter 3) Copyright 2001 Weijun Zhang C
I2c_v13
- FPGA的I2C模块实例代码，有说明文档，值得参考啦-FPGA I2C Model Sample Code Docs
Oc_spi
- FPGA的SPI接口例子，功能成熟，可以参考-SPI Master Core Specification
My-And
- And port made with nand gates in Verilog
Digital-clock
- 利用Quartus编程软件及EDA实验板（芯片为EP1C6Q240C8）完成数字钟设计，该数字钟有显示时、分和秒的功能。-When the Quartus programming software and EDA experiment board (chip EP1C6Q240C8) complete digital clock, digital clock showing the hours, minutes and seconds functions.
Serial-borrow-eight-subtracte
- 本程序实现了串行借位的八位减法器，采用VHDL语言实现。-This program implements eight serial borrow subtractor, using VHDL language.
multichannel-selector
- 本程序实现了二选一多路选择器的硬件功能，采用VHDL语言编写而成。-This program implements a second election multiplexer hardware function, written in VHDL language.
Tristate-buffers
- 本程序完成三态缓冲器的功能，采用硬件编程语言VHDL实现。-This procedure completion tristate buffers using hardware programming language VHDL implementation.