资源列表
vacantfiles4
- unknown vga files but still helpful
blaFiles01
- what else can we upload better?
counter
- 实现了从0到59的计数，并通过数码管动态显示，已在开发板上试验成功-Implements counting from 0 to 59, and through the dynamic display of digital control has been successfully tested in the development board
WaveGenerator-CPLD-10-05-09-16-28
- 基于CPLD的DDS信号发生器，将I2Cflash中的波形数据读出，并将其并行输出，再通过DA转换，得到模拟波形。开发工具是quartusII7.2-The DDS signal generator based on CPLD will I2Cflash the waveform data read out, and its parallel output, and then through the DA converter, are analog waveform. Development t
arm_move
- An effort has been made to design a robot, which loads and unloads an object to the station depending on the request. The sensor connected to the robot will sense the request and initiate the correct sequence of operation. The robot under design has
jtd
- 用VerilogHDL设计的交通灯控制器，经FPGA验证过-a process based on VerilogHDL is about traffic-light controlling.
encode
- 这是一个EDA实验课题目，用VHDL语言编写的3-8位编码器，-This is a subject of EDA present experiment, using VHDL language in the 3-8 position encoder
S_81
- 内有8-3译码器,8位加法器,数字钟，数码显示，74ls138，8，4位计数器，d，rs触发器，加法器，交通灯等-There are 8-3 decoder, 8-bit adder, digital clock, digital display, 74ls138, 8,4 bit counter, d, rs flip-flops, adders, traffic lights, etc.
dotmatrix
- MAXplus 2 课程设计 点阵的动态显示-A programme of VHDL developed in MAXplus 2 to display one s name in a shifting way.
vhdl
- 该系统通过顶层模块，调用7底层模块实现。7大模块底层模块为：理想信源数据接收模块，理想信源数据缓存模块，LAPS成帧模块，加扰并发送LAPS帧模块，接收LAPS帧并解扰模块，接收LAPS帧数据缓存模块，解帧并发送数据给理想信源模块。另，还有一个fifo模块，以便两个缓存模块调用。-The system top-level module, called 7, the bottom module. Bottom-7 module module: the ideal source of data re
ledcontrol
- FPGA驱动LED静态显示 --文件名：ledcontrol.vhd --功能：译码输出模块，LED为共阳接法 -FPGA-driven LED static display- File Name: ledcontrol.vhd- Function: decode the output module, LED is connected in a total of Yang
plj
- --文件名：PLJ.vhd。 --功能：4位显示的等精度频率计。 --最后修改日期：2004.4.14。 -- File Name: PLJ.vhd.- Function: 4 display of equal precision frequency meter.- Last modified date: 2004.4.14.