资源列表
LIP2251CORE_brom
- Verilog BROM Source code
serial
- 本模块的功能是验证实现和PC机进行基本的串口通信的功能。需要在PC机上安装一个串口调试工具来验证程序的功能。 程序实现了一个收发一帧10个bit（即无奇偶校验位）的串口控制器，10个bit是1位起始位，8个数据位，1个结束位。-The module' s function is to verify the implementation and the basic PC, the serial communication function. Installed on the PC req
clock
- 自己编写的一个verilog时钟程序，在xilinx的ISE仿真通过
cpclock
- 能显示时、分、秒的简易数字钟，可以同时在6个共阳极数码管上显示，能实异步清0。代码部分-Can display hours, minutes, seconds, simple digital clock, can in the six common anode LED display, to implement asynchronous to 0. Code section
key_jitter
- 键盘去抖程序，额外的加一个延时判决来判定时钟到来时是信号的到来还是干扰的因素，达到了比较好的效果，与大家分享-a design for key jitter
led_test
- 利用FPGA实现流水灯的控制，控制led灯按一定的规律进行闪烁-FPGA Implementation of the control of the light water control led lights blinking in a certain regularity
UART
- sep4020开发板uart模块的驱动程序，使用串口0，在串口调试助手上显示prochip-uart driver module development board sep4020, serial 0, serial debugging assistant prochip
190.7_Freq_divider
- QUARTUS II环境下VHDL编写的小数点分频器程序，实现190.7分频，可以将50MHz时钟频率分频成约等于2^21Hz频率，方便特殊情况下的运算-QUARTUS II, prepared under the decimal divider VHDL program to achieve 190.7 frequency, you can divide into a 50MHz clock frequency is about equal to 2 ^ 21Hz frequency, eas
VHDL312vh6
- 包含若干个VHDL小例子，有交通灯，电子琴，简易秒表，等等，交通灯已经测试过，根据自己的需要，稍微改动，很好用！-VHDL contains a number of small example, there is traffic lights, Electronic organ, simple stopwatch, and so on, traffic lights have been tested, according to their own needs, slightly altered,
CAM
- 用VHDL编写的程序，关于内容寻址寄存器。是最新的匹配技术，很具有发展前景
mahdifza@yahoo.com-mous-vga-and-led-ps2
- vhdl mouse ps2 driver show in vga and 20 led and writ in ise7.1(2012)