资源列表
timer
- 基于VHDL语言,实现时钟功能,显示时间从00:00:00到23:59:59,并将其输出信号转换为数码管信号-Based on the VHDL language, to achieve the clock function, display time from 00:00:00 to 23:59:59, and the output signal is converted to digital control signals
actelfpgarumenvideo
- FPGA入门开发资料,采用的是普遍适用的ALTERA公司的FPGA,视频教程中,讲解详细-FPGA Starter materials used are generally applicable ALTERA' s FPGA, video tutorial, explaining in detail
Evita_Verilog
- Verilog Tutorial Verilog Tutorial -Verilog Tutorial Verilog Tutorial Verilog Tutorial Verilog Tutorial
tarea
- tereas varias desarrolladas y simuladas en herramientas como quartusII y model sim
stateRevisited.tar
- simple example of a finite state machine with test bench
uart(VHDL)
- UART的VHDL实现,非常经典,希望对大家有用-UART of the VHDL implementation
[FPGA]Capacitor_tester_on_CyclonEP1C3T144C8N
- 在Cyclon EP1C3T144C8N上实现的电容表 自己亲手设计制作验证过,附有详细的文档。 -A capacitor tester with a scale 1nF~9999uF.
Lcd_Driver
- TFT LCD驱动,CPLD,XL95144-verilog-TFT LCD DRIVER-verilog
invsinwave
- vhdl code for inverse sine wave.
Sinewave
- vhdl code for sine wave generator
counter
- vhdl code for counter
controller
- VHDL code for controller
