CDN加速镜像 | 设为首页 | 加入收藏夹
当前位置: 首页 源码下载 嵌入式/单片机编程 VHDL编程

资源列表

« 1 2 ... .39 .40 .41 .42 .43 3444.45 .46 .47 .48 .49 ... 4323 »
  1. Projects

    0下载:
  2. this is sub and adder in vhdl &writed in ISE
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-04-12
    • 文件大小:536byte
    • 提供者:mohammad
  1. verilog-mode

    0下载:
  2. verilog mode for gvim
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-04-03
    • 文件大小:90.51kb
    • 提供者:tguy99999
  1. UVM_Guidlines

    0下载:
  2. UVM Coding Guidelines for verification
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-04-24
    • 文件大小:63.35kb
    • 提供者:tguy99999
  1. Verilog code about a VGA based ball and gun game

    0下载:
  2. This code can be performed directly on the SPARTAN-3A FPGA board as long as a VGA port is connected to this board. After initialization, a ball and gun will appear on the screen and you can control them and playing the game by using the button from t
  3. 所属分类:VHDL编程

    • 发布日期:2015-02-21
    • 文件大小:25.25kb
    • 提供者:wpw1994
  1. Array-multiplier

    0下载:
  2. Array muiltiplier verilog code.. 4 bit two inputs with 8 bit outputs
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-04-12
    • 文件大小:716byte
    • 提供者:Prashanth R
  1. pid

    0下载:
  2. pid controller design based vhdl code in xilinx code-pid controller design based vhdl code in xilinx code.....................
  3. 所属分类:VHDL-FPGA-Verilog

  1. WEIBOLU

    0下载:
  2. 基于ISE开发板的微波炉代码,具体的可以打开看,其中有原理图和VHDL两种-the code based on ISE
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-05-10
    • 文件大小:2.15mb
    • 提供者:姜蘅育
  1. I2C

    0下载:
  2. Lattice I2C VHDL source code
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-05-11
    • 文件大小:2.86mb
    • 提供者:gary
  1. piano_fina1

    0下载:
  2. 基于VHDL的简易电子琴游戏,可实现发声,点阵显示,倒数计时,计分等功能-VHDL simple electronic organ based games, can realize the voice, dot matrix display, countdown, scoring function
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-04-10
    • 文件大小:1011.47kb
    • 提供者:zhangxiangrui
  1. router_five_port

    0下载:
  2. On-chip routers typically have buffers dedicated to their input or output ports for temporarily storing packets in case contention occurs on output physical channels. Buffers, unfortunately, consume significant portions of router area and pow
  3. 所属分类:VHDL-FPGA-Verilog

  1. i2c-master

    0下载:
  2. i2c 总线 host 控制器 , fpga上验证过,可以实现i2c 通信。-verilog IP for i2c master controller
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-03-29
    • 文件大小:956.33kb
    • 提供者:guoqingsheng
  1. DE2_SD_Card_Audio

    0下载:
  2. 本程序由verilog语言写成,主要实现的功能是对于sdcard中的音频文件的读取及播放-This program is written in Verilog language, the main function is to read and play sdcard audio file
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-05-17
    • 文件大小:3.93mb
    • 提供者:zucezuanyong
« 1 2 ... .39 .40 .41 .42 .43 3444.45 .46 .47 .48 .49 ... 4323 »
搜珍网 www.dssz.com

浏览历史记录

关闭