资源列表
68K_ebiu
- It contains a vhdl descr iption of the external bus interface unit for 68000 processor. currently only read and write cycle are supported
x3uart
- 学习UART知识，经典UART程序，通用异步收发器设计的vhdl语言-UART study of knowledge, classical UART procedures, UART VHDL design language
x2uart-all
- 适用异步收发器设计的vhdl语言,是学习UART知识的好例程-Asynchronous Receiver Transmitter apply VHDL design language, are a good knowledge of study UART routines
x1Altera_uart_VHDL
- 经典UART程序，通用异步收发器设计的vhdl语言,帮助大家学习UART知识-UART classical procedures, UART VHDL design language, to help everyone study UART knowledge
Verilog_for_FIFO
- 利用Verilog语言进行FIFO设计，在FPGA中实现32X8FIFO功能-FIFO using Verilog language design, in the FPGA to achieve 32X8FIFO function
Fundamentals.of.Digital.Logic.with.VHDL-source.ZIP
- <数字逻辑与VHDL设计>代码 作者：STEPHEN BROWN，ZVONKO VRANESIC 边计年译 -《Fundamentals of Digital Logic with VHDL》 [Brown,Vranesic-2005] code Bian Jinian Translation
Verilog_HDL
- 华为文档《硬件描述语言Verilog基础》-目录 原来搞VHDL，刚刚开始学Verilog。觉得这个入门的提纲不错，共享一下。 -Huawei Documents " basic Verilog Hardware Descr iption Language" - the original directory engage in VHDL, just beginning to learn Verilog. Feel that the entry of the outl
VERILOG_VERSION_PIC16C57
- VERILOG VERSION PIC16C57 是一个用于FPGA模拟PIC16C57的IP核，有帮助文件，介绍了如何测试使用这个IP核。用VERILOG语言编写的。-VERILOG VERSION PIC16C57 is a PIC16C57 for FPGA simulation of the IP core, has helped document describes how to test the use of the IP core.
3970988VHDL
- 关于VHDL中常常会用到的一些小程序，代码效率很高，值得推荐。-About VHDL often used in a number of small procedures, the code efficient, it is recommend.
cpld
- 工程中使用的一段资源管理vhdl程序,有简单的分频代码等，希望能给你帮助-a vhdl program use in my prj ,may be give u some help
DivFreq
- diviseur de frequence en VHDL